Batch Fabrication of Silicon Nanometer Tip Using Isotropic Inductively Co...
Effect of Low-Concentration Rb(+)Mixing on Semiconductor Majority Charge ...
Stable CsPb1-xZnxI3 Colloidal Quantum Dots with Ultralow Density of Trap ...
Barrier tunneling and loop polarization in Hopf semimetals
A Flexible Concentric Circle Structured Zinc-Ion Micro-Battery with Elect...
A Silicon Spatial Light Modulator Unit With High Extinction Ratios in C Band
Theoretical analysis on the energy band properties of N- and M-structure ...
Wearable electrochemical biosensor based on molecularly imprinted Ag nano...
Investigation of excitonic recombination in single-crystal diamond with c...
Schottky-barrier modulation at germanium/monolayer MoS(2)heterojunction i...

Recent research progress of ferroelectric negative capacitance field effect transistors


Author(s): Chen, JD (Chen Jun-Dong); Han, WH (Han Wei-Hua); Yang, C (Yang Chong); Zhao, XS (Zhao Xiao-Song); Guo, YY (Guo Yang-Yan); Zhang, XD (Zhang Xiao-Di); Yang, FH (Yang Fu-Hua)

Source: ACTA PHYSICA SINICA Volume: 69 Issue: 13 Article Number: 137701 DOI: 10.7498/aps.69.20200354 Published: JUL 5 2020

Abstract: Ferroelectric negative capacitance field effect transistors(Fe-NCFETs) can break through the so-called "Boltzmann Tyranny" of traditional metal oxide semiconductor field effect transistors and reduce the subthreshold swing below 60 mV/dec, which could greatly improve the on/off current ratio and short-channel effect. Consequently, the power dissipation of the device is effectively lowered. The Fe-NCFET provides a choice for the downscaling of the transistor and the continuation of Moore's Law. In this review, the representative research progress of Fe-NCFETs in recent years is comprehensively reviewed to conduce to further study. In the first chapter, the background and significance of Fe-NCFETs are introduced. In the second chapter, the basic properties of ferroelectric materials are introduced, and then the types of ferroelectric materials are summarized. Among them, the invention of hafnium oxide-based ferroelectric materials solves the problem of compatibility between traditional ferroelectric materials and CMOS processes, making the performance of NCFETs further improved. In the third chapter, the advantages and disadvantages of Fe-NCFETs with MFS, MFIS and MFMIS structures are first summarized, then from the perspective of atomic microscopic forces the "S" relationship curve of ferroelectric materials is derived and combined with Gibbs free energy formula and L-K equation, and the intrinsic negative capacitance region in the free energy curve of the ferroelectric material is obtained. Next, the steady-state negative capacitance and transient negative capacitance in the ferroelectric capacitor are discussed from the aspects of concept and circuit characteristics; after that the working area of negative capacitance Fe-NCFET is discussed. In the fourth chapter, the significant research results of Fe-NCFETs combined with hafnium-based ferroelectrics in recent years are summarized from the perspective of two-dimensional channel materials and three-dimensional channel materials respectively. Among them, the Fe-NCFETs based on three-dimensional channel materials such as silicon, germanium-based materials, III-V compounds, and carbon nanotubes are more compatible with traditional CMOS processes. The interface between the channel and the ferroelectric layer is better, and the electrical performance is more stable. However, thereremain some problems to be solved in three-dimensional channel materials such as the limited on-state current resulting from the low effective carrier mobility of the silicon, the small on/off current ratio due to the leakage caused by the small bandgap of the germanium-based material, the poor interfacial properties between the III-V compound materials and the dielectric layer, and the ambiguous working mechanism of Fe-NCFETs based on carbon nanotube. Compared with Fe-NCFETs based on three-dimensional channel materials, the Fe-NCFETs based on two-dimensional channel materials such as transition metal chalcogenide, graphene, and black phosphorus provide the possibility for the characteristic size of the transistor to be reduced to 3 nm. However, the interface performance between the two-dimensional channel material and the gate dielectric layer is poor, since there are numerous defect states at the interface. Furthermore, the two-dimensional channel materials have poor compatibility with traditional CMOS process. Hence, it is imperative to search for new approaches to finding a balance between device characteristics.

Finally, the presently existing problems and future development directions of Fe-NCFETs are summarized and prospected.

Accession Number: WOS:000560747900025

ISSN: 1000-3290

Full Text:


北京市海淀区清华东路甲35号 北京912信箱 (100083)




版权所有 中国科学院半导体研究所

备案号:京ICP备05085259号 京公网安备110402500052 中国科学院半导体所声明